

PARALLEL PROCESSING SYSTEM (PPS) DATA SHEET

ROM/RAM/IO A17XX

DESCRIPTION

Rockwell introduces two new microcomputer circuit devices which provide a flexible system for cost sensitive applications. The two circuits comprise a CPU chip (P/N 11660 described in data sheet Number 29000 D02) and a combination Memory and I/O chip (described in this data sheet). These chips may be used as a complete two chip microprocessor or with other Rockwell circuits of the PPS-4 family to provide a broad spectrum of system functions at lower costs than previously attainable.

The PPS-4/2 System has been designed to provide a basic two circuit microcomputer which is optimized for applications requiring low cost and high performance. The two circuits provide all the computing power and applications flexibility which would require five or more of the conventional PPS-4 circuits to implement. The PPS-4/2 may be expanded to more complex applications by using any of the large family of PPS-4 circuits so that the cost of more complex systems may be reduced. The Memory/IO Circuit has a full 2K bytes of program storage in ROM and 128 x 4-bit words of data storage in RAM. This circuit also includes an input/output capability which allows the individual control of 16 one-bit I/O ports. All of the functions in the Memory/IO Circuit make common usage of the address decoding circuitry.

READ-ONLY-MEMORY (ROM) SECTION

The Read-Only-Memory is addressed in the same manner as the PPS-4 during phase 2 time, by a combination of the eleven address bits brought into the circuit and the matching of either a "1" or a "O" on the ROM/RAM Select (RRSEL) pin and an internal code established in the ROM pattern. In effect the RRSEL signat may be used as a twelfth address bit or may be used to "bank select" additional ROM's beyond the 4K direct addressing capability of the 12-bit address bus.

DATA MEMORY (RAM) SECTION

The Data Memory is addressed during phase 4 time. In this circuit the state of the RRSEL during phase 4 (the internal code established during fabrication), and the A/B 8 signal will establish if the RAM in the memory circuit is being accessed. Both the A/B 8 signal and the RRSEL signal must match the internal code to select the RAM. The lower 7-bits of the address will then establish which 4 bit word is being accessed and the WI/O line performs the same function as in the PPS-4 to signal that a read or a read and simultaneous write is being commanded.

INPUT/OUTPUT SECTION

In the Memory/IO Circuit, the input/output section is commanded by the same technique used by all PPS-4 I/O devices. First an IOL instruction is executed in the CPU which causes the WI/O line to signal all I/O devices in the system that the next instruction byte contains a device identification (4-bits) and the specific command to be executed (4-bits). The IOL instruction, via the WI/O line, also tells the RAM to stay off the data bus so that the input/ output data may be transmitted.

(C) Rockwell International Corporation 1975 All Rights Reserved Printed in U.S.A.



In this circuit the I/O section may be encoded during fabrication to be identified as device 0, 2, 4, or 6 so that any conflict with other I/O device addresses used in the specific system may be avoided.

The SPO signal generated when power comes on causes the enable flip-flop to be set to zero so that all 16 I/O ports are floated. The individual holding flip-flops are not set automatically.

FEATURES

- 2048 x 8 Read-only Program Memory (ROM)
- 128 x 4 Data Memory (RAM)
- 16 One-bit Input/Output Ports .
- Option of Using Two Memory/IO Circuits per System



Specifications subject to nge without noti Revision 2, Oct. 1976

ROM/RAM/IO A17XX

SPECIFICATIONS

Maximum positive voltage on any pin +0.3 volts



LIMITS (VSS = OV) LIMITS (VSS = +5V) TEST CONDITIONS FUNCTION SYMBOL MIN TYP MAX MIN TYP MAX UNIT VDD - 17.85V VSS - 0V F - 199 kHz Supply Current (Average) mΑ 100 20 28 20 28 TA - 25°C VDD - 17V ± 5% Input and Dutput Characteristics - System Bus vss - ov A/8111 RRSEL 1/D 1,5,6 8 W/10 +0.3 +3.5 + 5.3 v ⊻ін -1.5 -6.5 12.85 VIL 17.85 1/D2 4 v .1.0 +4.0 +5.3 ۷он +0.3 VOL ·12.85 .7.5 17.85 2.5 v +5 3 SPO -1.0 -7.5 +0.3 +4.0 v ⊻ін v OЯ VIL .2.5 √ін CLKA CLKB .0.5 +0.3 +4.5 +5.3 v 10.0 12.85 v viL 17.85 5.0 1/00.15 ⊻ін .1.0 +0.3 +4.0 + 5.3 v VIL 4.2 +0.8 12.85 Voh Vol VOO - 12V ±5% VSS - +5V ±5% NOTE 1 NOTE 1 Ω fl oating(≥5M) fl oating(≥5M) 1. Dutput driven to VSS with maximum "ON" resistance (RON_{MAX}) of 1.0K ohms and maximum drive current (I_{MAX}) of 2.7 me. NOTE

REGIONAL SALES OFFICES - Microelectronic Device Division

EASTERN REGIONAL MANAGER JIM PIERCE Carolier Office Building 850 870 U.S. Route 1 North Brunswick, N J., 08902 Phone: (201) 246-3630

MIDWEST REGIONAL MANAGER ALLAN CAREY 2300 E: Higgins Road Suite 200 24 Elk Grove Village: 11,6000 Phone (312) 439-1713

WESTERN REGIONAL MANAGER BILL TRELEAVEN 3310 Miratoma Avenue P.O. Box 3669 Arisheim, Ca., 92803 Phone, (714) 632-3658

CENTRAL REGIONAL MANAGER JIM SMITH 2855 Coolidae Road Suite 101 Troy, Mich., 48084 Phone: (313) 435-1638

JAPAN SALES MANAGER PAN SALES MANAGER SHIGE MURASE Hust well International Oversnas Corp-Linblan cho Central Birdy, 22 Lichban cho, Chiyoda ku Tokyo 102, Jasan Moner: 255/8008 EUROPEAN SALES MANAGER ANDRE KOBEL Rockweill International GrobH Microelectronic Device Division Fraunhoterstrass 11 D 8033 München Martinsred German Germany Phone: (089) 859-9575

· ; *



For assistance, call or write the office nearest you.